Study of failure modes of multilevel large scale integrated circuits  Interim report, 15 Apr. - 14 Oct. 1967 by Schlegel, E. S.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19690005663 2020-03-12T08:26:17+00:00Z
 eh, r0_'^
_doys
NASA CR -
STUDY OF FAILURE MODES OF MULTILEVEL
LARGE SCALE INTEGRATED CIRCUITS
November 1967
Distribution of this report is provided in the interest of
information exchange and should not be construed as endorse-
ment by NASA of the material presented. Responsibility for
the contents resides in the organization that prepared it.
i
I
t\ 0 ^J
	 W
tR^ U
? j'a
w
et Z
m
°
,	
IW
L09 WN04 A1I11:)Vi
Prepared Under Contract NAS12-544
by
Philco-Ford Corporation
Microelectronics Division
Blue Bell, Pennsylvania
Electronics Research Center
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
NASA CR
STUDY OF FAILURE MODES OF MULTILEVEL
LARGE SCALE INTEGRATED CIRCUITS
November 1967
Prepared under Contract NAS12-544
by
Philco-Ford Corporation
Microelectronics Division
Blue Bell, Pennsylvania
Electronics Research Center
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
T
i
NAS12-544
National Aeronautics and Space Administration
Failure Mechanisms Branch
Qualifications and Standards Laboratory
Components Research
Cambridge, Massachusetts 02139
Because it is anticipated that this program will be continued,
this report, which is a final report on the work done on
Contract No. NAS 12 -544, dated April 15, 1967, is termed an
Interim Report. It covers the study program performed between
April 15, 1967 and October 14, 1967.
Submitted by:
&J
Earl S. Schlegel
Principal Investigator
Approved by:	 l
"" 2- :4 -^^ "K
Georg L. Schnable
Program Manager
Philco-Ford Corporation
Microelectronics Division
Seymour Schwartz	 ^• ,.
NASA Technical Moni r
ii
a
CONTENTS
Paae
3
Summary-------------------------------------------------- vii
Introduction --------------------------------------------- 1
Theoretical Approach -------------------------------------- 5
Literature Review ----------------------------------- 5
Model of Charge Distribution ----•-------------------- 5
Influences on Charge Distribution ------------------- 12
Experimental Approach ------------------------------------ 16
Introduction ---------------------------------------- 16
Preliminary Evaluation of Insulator Layers ---------- 17
Thermally grown Si02 on silicon ---------------- 19
Vapor-plated Si02 on silicon ------------------- 19
Vapor-plated Si02 on thermally grown Si02 ------ 20
Vapor-plated Si02 with phosphosilicate layer on
thermally grown Si02 --------------------------- 20
R-F sputtered Si02 on silicon ------------------ 21
R-F sputtered Si02 on thermally grown Si02 ----- 21
Vapor plated Al203 on thermally grown Si02 ----- 22
Evaporated Al203 on thermally grown Si02 ------- 22
Vapor plated mixed Al203 and Si02 -------------- 23
Titanium oxide over thermally grown Si02 ------- 24
Summary---------------------------------------- 25
Migration of Contaminants from Regions Adjacent to
Regions Beneath Metalized Areas --------------------- 27
Immobile charge -------------------------------- 31
Mobile charge ---------------------------------- 31
No Initial Change in Device Performance Due to Second
Layer of Si02	 (Vapor Plated) ------------------------ 33
Surface Ions ----------------------------------------- 33
Test Structure Mask Sets	 ------------------ 41
Introduction ----------------------------------- 41	 {
MOS capacitor ---------------------------------- 41
Structure for studying lateral contaminant
migration under metal layers ------------------- 43
MOS Hall structure ----------------------------- 43
Diode------------------------------------------ 44
Surface recombination velocity test structure -- 44
MOS transistor --------------------------------- 46
Surface ion test structure ---------------------- 48
Test structures on production microcircuit chip 50
Equipment for Testing Test Structures --------------- 52
Introduction ----------------------------------- 52
C-V measur4ng equipment ------------------------ 52
iii
CONTENTS (Continued)
Paqe
	
MOS transistor measuring equipment --------------	 54
	
Surface recombination velocity measure7-n is -----	 54
	
Hall measurements -------------------------------	 60
Measurement of surface ion effects -------------- 60
Diode reverse current --------------------------- 65
Diode breakdown voltage ------------------------- 65
Evaluation of bipolar transistors --------------- 65
Experimental Results Taken on Test Structures -------- 65
	
Capacitors -------------------------------------- 	 66
	
MOS transistors --------------------------------- 	 69
	
Surface recombination velocity test structure --- 	 70
	
Structure for measuring surface ions ------------ 	 72
	
tiGll measurements ------------------------------- 	 74
	
Transistors in a microcircuit array ------------- 	 76
Conclusions----------------------------------------------- 95
Recommendations ------------------------------------------- 106
References------------------------------------------------ 109
New Technology Appendix ----------------------------------- A-1
iv
LIST OF ILLUSTRATIONS
Page
Figure 1. Factors influencing surface potential. 	 --------- 6
Chart I Effect of Fundamental Interface Properties ----- 9
Chart II Factors Affecting Fundamental Interface
Properties ------------------------------------- 10
Chart III Production Cycle Variations Affecting
Fundamental Interface Properties --------------- 11
Figure 2. Effective oxide charge density, N, necessary to
invert silicon.	 -------------------------------- 14
Figure 3. Effects of contaminant migration beneath metal
layer on immobile charge density.
	 -------------- 28
Figure 4. Effects of contaminant migration beneath metal
layer on mobile	 (300°C)	 charge density.
	 -------- 29
Figure 5. Effects of contaminant migration beneath metal
layer on mobile	 (25°C)	 charge density.
	 --------- 30
Figure 6. Structure	 used for studying surface ions.
	 ----- 34
Figure 7. Close-up view of structure used for studying
surface ions.	 ---------------------------------- 35
Figure 8. Basic test structure chip.	 --------------------- 42
Figure 9. Hall measurement test structure. 	 --------------- 45
Figure 10. MOS transistor.
	 ------------------------------- 47
Figure 11. Surface ion test structure.	 ------------------- 49
Figure 12. Microcircuit chip with special metalization
pattern for testing discrete devices. 	 --------- 51
Figure 13. Diagram of equipment setup for measuring C-V
relationship of metal-insulator-silicon
structures.	 ----------------------------------- 53
Figure 14. MOS transistor measuring equipment.
	 ----------- 55
Figure 15. Typical I-V curve of MOS transistor.
	 ---------- 56
Figure 16. Diagram of equipment for measuring surface
recombination velocity.
	 ------------------------- 57
Figure 17. Sample data from surface recombination velocity
measurements.	 --------------------------------- 58
Figure 18. Calculation of surface recombination velocity,
So,	 on a typical device.	 ---------------------- 59
Figure 19. Diagram of equipment for Hall measurements.
	
---
61
Figure 20. Hall measurement equipment.
	 -------------------
62
Figure 21. Diagrams of equipment for studying surface
ions.	 ---------•-------------------------------- 63
Figure 22. hFE	 (3 iiA,	 3 V)	 of npn bipolar transistors. 	 --- 77
Figure 23. hFE	 (1 mA,	 3 V)	 of npn bipolar transistors. 	 --- 78
Figure 24. BVCEO	 (volts)	 at 10 : tA of npn bipolar
transistors.	 ---------------------------------- 79
v
LIST OF ILLUSTRATIONS (Continued)
Page
Figure 25. BVCBO (volts) at 50 4A of npn bipolar
transistors. ------------------------------- -- 80
Figure 26. BVEBO (volts) at 50 µA of npn bipolar
transistors. --------------------------------- 81
Figure 27. ICEO (A)	 at 3 V of npn bipolar transistors. - 82
Figure 28. ICBO (A)	 at 3 V of npn bipolar transistors.
-83
Figure 29. IEBO (A)	 at 3 V of npn bipolar transistors.
- 84
Figure 30. hFE	 (1 4A,	 3 V)	 of pnp bipolar transistors. -- 85
Figure 31. hFE	 (1 mA,	 3 V)	 of pnp bipolar transistors. --86
Figure 32. BVCEO (volts) at 10 4A of pnp bipolar
transistors. --------------------------------- 87
Figure 33. BVCBO (volts) at 50 4A of pnp bipolar
transistors. --------------------------------- 88
Figure 34. BVEBO (volts) at 50 I.LA of pnp bipolar
transistors. --------------------------------- 89
Figure 35. ICEO (A )	 at 3 V of pnp bipolar transistors. - 90
Figure 36. ICBO (A)	 at 3 V of pnp bipolar transistors. -91
Figure 37. IEBO (A)	 at 3 V of pnp bipolar transistors. - 93
r
vi
i
tt
t
t
r
i
r
i
r
i
t
i
STUDY OF FAILURE MODES IN MULTILEVEL
LARGE SCALE INTEGRATED CIRCUITS
Philco-Ford Corporation
Microelectronics Division
Blue Bell, Pennsylvania
SUMMARY
Empirical and theoretical studies have improved the
understanding of the fundamental electrical properties of the
Si-S102 interface of structures having a dielectric layer over
the delineated metal layer in multilevel microcircuit struc-
tures. A useful model has been developed which provides an
over-all view of all the influences on these electrical pro-
perties. A number of oxide layers of various materials and
deposition processes were evaluated for their possible use as
second-layer insulation materials for multilevel LSI circuitry.
Vapor-plated 5102 and vapor-plated mixed S102-Al203 were found
to be the most promising materials. Feasibility has been
demonstrated for a set of test structures, equipment, and
techniques for evaluating various insulator materials and
deposition processes. Experimental data comparing the immobile
and mobile charge densities in various types of oxide layers
were taken. The effects of surface ions were studied. Data
were recorded on the migration of contaminants from regions
vii
adjacent to regions beneath metal layers. An extensive array
of data has been compiled on both n-on-p and p-on-n test
structures, both with and without a vapor-plated S102 second
insulator layer. The behavior of surface ions and its depend-
ence on the type of outer surface of the oxide were studied.
Based on these preliminary and feasibility studied, a
set of recommendations has been prepared fat a more complete
program.
Viii
INTRODUCTION
Large scale integration (L:I) is rapidly being developed
to improve the reliability, performance and cost effectiveness
of microcircuitry. LSI takes advantage of recent technological
developments for decreasing the dimensions of microcircuit
elements and for building microcircuit configurations with
several layers of insulation and conductors. In addition to
the performance improvements - higher speed, better noise
immunity and lower operating power levels - the size, weight,
and ease of maintenance are improved.
The reduction in the size of the circuit elements and in
the length of interconnections decreases the probability that
an imperfection in either the silicon or the insulator material
will be included in a critical part of the circuit. The number
of bonded interconnections per function performed is decreased
and this decreases the number of bond failures - one of the
main causes of failure in currently available integrated
circuits.
The Fabrication of LS1 circuits requires a number of new
materials and fabrication processes. For example, the first
layer of insulation is generally thermally grown 5102.
Thermally grown oxide was chosen for the first insulator layer
to obtain a low density of states at the silicon surface.
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The second layer of insulator material must cover the
first layer of metal interconnections, and therefore a tech-
nique other than thermal oxidation must be used. The process
by which the second insulator layer is formed must be compat-
ible with the processes and materials used for forming the
microcircuit. ?or example, if the first layer metal is
aluminum, the structure cannot be heated above the aluminum-
silicon eutectic temperature (577°C) during the formation of
the second layer of insulation. The material and process
chosen for the formation of the second layer must not contami-
nate the oxide with mobile ions (sodium ions or protons) that
can drift into the first layer of oxide. It is desirable that
the second layer act as a protective barrier to such contami-
nation. The second layer must also be free from pinholes to
prevent shorting at the crossover points between first and
second layer metallic interconnections.
In general, the potential reliability and performance
advantages of LSI must not be compromised by failure modes
arisjJ.ng from the additional steps required to obtain multilevel
metalizations. Such failure modes might be entirely new or
might be previously recognized failure modes that appear
more frequently. The probability of failure may increase
because of a decrease in stability or because of a change in
2
the initial characteristics which provides less tolerance
for instability.
It was the objective of this study program to develop
t
6
	 fundamental information to improve the understanding of the
possible failure modes in LSI circuitry. This study
included the effects on performance and reliability of the
insulator layers; it did not include problems (shorts,
opens, noisy contacts) associated with the metallic layers.
The metallic material was limited to aluminum.
Aluminum is an attractive one-metal system which has a
well developed technology. It promises to remain the
most widely used metal for the conductor layers in both
single and multilevel microcircuits.
The deposition processes that were considered include
vapor-plated or pyrolytically formed, evaporated, and r-f
sputtered oxides. Other deposition processes, such as
chemical, thermal or electrochemical oxidation of the
metal layers, were not studied in this program for a
number of reasons. Step height: at the edge of metalized
regions would be increased beyond desirable bounds by an
oxide preparation process that selectively oxidizes the
metal. An electrochemical process would present some
difficult contacting problems. A suitable aqueous chemical
process has not yet been developed.
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The approach taken in this program combined both
theoretical and experimental studies of the fundamental
electrical properties of the insulator-silicon interface.
The emphasis was on the effects on these properties of
the materials and processes used to build structures
having several levels of insulator material. The
fundamental properties that were studied include the
surface potential of the silicon, the surface recombination
velocity, the carrier mobility in an inversion layer,
and both slow and fast states.
The results of this program can be applied to predict
and understand the reliability and performance of both
MOS and bipolar arrays.
This report covers Phase I of this program. The work
was performed during the period from April 15, 1967 to
October 14, 1967. The objectives of this phase were explora-
tory - to identify the problems and to develop test
structures, test equipment, and test procedures for studying
the mechanisms associated with failure m^ saes of multilevel
LSI structures.
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THEORETICAL APPROACH
Literature Review
A literature review, conducted on a related company-
sponsored program provides a useful basic theoretical
understanding of the v4rious types of charge that may
influence the electrical properties of the oxide-silicon
E
interface (Ref. 1).
Model of Charge Distribution
Bared on the work in the published literature and
our own experience, we have developed a useful model
that facilitates the discussion and understanding of the
basic causes of variations in the performance and
reliability of LSI circuitry. A schematic drawing of
this model is shown in Figure 1.
The fundamental electrical properties of the insulator-
s	 silicon interface are:
1. Surface potential,
2. Surface recombination velocity,
3. Carrier mobility in the inversion layer,
4. Effects of slow and fast states.
5
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The surface potential is determined by the total
charge distribution in the oxide and its relative proximity
to the silicon and to other conducting layers. It affects
the formation of channels, diode leakage current, diode
breakdown voltages, and the threshold voltage of MOS
transistors. Instabilities in the surface potential
make for unreliable device characteristics.
The surface recombination velocity depends on the
density of recombination centers at the insulator-silicon
interface and on the surface potential. The current
gain of a bipolar transistor and the leakage current of
a reverse biased diode are sensitive functions of the
surface recombination velocity.
The carrier mobility in the inversion layer depends on
the density of scattering sites at the insulator-silicon
interface and on the density of carrier immobilizing traps.
The transconductance of MOS transistors is proportional to
the carrier mobility.
Slow states in the oxide cause device instability due to
a change in the surface potential caused by a gradual change
in the number of charged states in the oxide. The direction
of the surface potential change can be understood as follows.
A positive voltage on the metal electrode would repel holes
7
or attract electrons in states and thereby make the surface
potential of the silicon more positive.
Fast states at the silicon-oxide interface are capable
of immobilizing carriers in an inversion layer. They increase
the threshold voltage of MOS transistors because they must be
filled during the formation of the inversion layer before the
channel can conduct current.
Charts I, II, and III summarize these nhenc-mena. The
fundamental properties of the Si--Si02 interface (surface poten-
tial, surface recombination velocity, inversion-layer carrier
mobility, and the effects of both slow and fast states) very
significantly influence the behavior of both bipolar and MOS
devices. These fundamental properties affect device para-
meters as indicated in Chart I. The fundamental properties
of the Si-Si02 interface depend on the factors listed in
Chart II. The factors which affect the fundamental properties
of the Si-Si02 interface are dependent on variations in the
production cycle shown in Chart III.
8
CHART I
Effects of Fundamental Interface Properties
Properties
Surface potential
Carrier mobility
Effects
Channel formation
Diode leakage current
Diode breakdown voltage
Threshold voltage of MOS
transistors
Stability of devices
Diode leakage current
Beta of bipolar transistors
Transconductance of MOS
transistors
i
Surface recombination velocity
Effects of slow and fast states 	 Stability of devices
Diode leakage current
Beta of bipolar transistors
Transconductance of MOS
transistors
9
CHART II
Factors Affecting Fundamental Interface Properties
Immobile charge in the oxide,
Mobile charge (sodium, protons) in the oxide,
Ions between insulator layers,
Ions on the surface of the insulator,
Traps at the oxide-silicon interface,
Traps in the oxide,
Mobile contaminants (water, hydrogen) that have no
charge of their own but can alter the density of the
immobile charge, and of traps and generation-recombination
centers,
Insulator-insulator contact potentials and
metal-semiconductor work function differences.
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CHART III
Production Cycle Variations Affecting
Fundamental Interface Properties
Heat and annealing treatments that affect immobile
charge densities;
The moisture and hydrog*- content that affect immobile
and L"rappef? charge densities;
The density of mobile alkali ions or protons;
Phosphorus or hydrophobic surface treatments
that influence the density and mobility of surface
ions;
The techniques by which the oxide is formed which
may influence the immobile and trapped charge densities;
The lack of cleanliness or reproducibility of processes
or materials.
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Influences on Charge Distribution
The immobile charge density has been reviewed by
Deal et al. (Ref. 2). It is independent of applied voltage,
is stable at temperatures below 250°C, and is located
within 200 A. of the silicon interface. It depends on the
crystalline orientation of the silicon and on the final
ambient gas and temperature of a thermal oxidation process.
Heat tr,.atments at temperatures of 300 to 600°C in
water or hydrogen can increase the immobile charge density.
The immobile charge density can also be increased by
applying negative (metal relative to silicon) fields at
temperatures higher than 250°C. The immobile charge
appears to be intrinsically associated with the S102-Si
interface due to excess silicon ions in the region of the
0
oxide within 200 A of the silicon. Beyond this, it also
depends on the presence of water or hydrogen.
Mobile ions in Si0 2
 layers have been shown (Refs.
3,4,5,6,7) to be sodium ions and protons. The migration
of mobile ions in the insulator layers, in regions underlying
metal layers changes the surface potential of the silicon.
Mobile ions have been a very important cause of instability
in microcircuitry having a single insulator layer. In
multilevel structures, the problems of preventing contamination
12
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by sodium or protons are increased with each additional
layer, material, and process.
Mobile ions at the insulator-insulator interface must
be considered as a possible cause of instability. The
available information at this time is insufficient to
establish the level of importance of interface ions.
Ions at the surface of the insulator have been shown
to be important by various investigators (Refs. 8,9, 10,
11, 12, 13, 14). The denrjity of surface ions can be
predicted from the available data on the conductivity
and car=ier mobility on glass surfaces. The surface
conductivity of fused quartz is reported (Ref. 15) to
vary between 10-15 and 10-9 ohms as the relative humidity
varies between 0 and 1009G. In water, the ionic mobility of H+
is 0.0036 cm2/Vsec and that of OH is 0.00205 cm2/Vsec
at 25°C (Ref. 16). These values can be used to estimate
that this surface ion density is more than 10 12 ions/cm2
at 100% relative humidity at 25°C. Figure 2 shows the
surface charge density that will invert silicon having a
given volume dopant density. It shows that a surface
charge of 10 12 ions/cm2 is capable of inverting silicon
having a bulk dopant density of more than 1017 atoms/cm3.
The density of surface ions would be expected to depend
13
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t
on the outermost dielectric material, on how the material
was formed, and on how it was treated after it was formed.
For example, phosphosilicate glasses are hygroscopic and
can be expected to enhance the mobility of surface ions.
On the other hand, treatments designed to render the surface
hydrophobic might decrease the effects of mobile ions on
the surface. Surface ionic behavior depends strongly on
ambient conditions which in turn are influenced by such
factors as the package hermeticity. The behavior of
surface ions would also be expected to depend on the
structural design of the device and on the electric field
strength along the surface.
The density of traps depends on how the oxide is
formed on the silicon. It can be modified by the diffusion
of hydrogen or water related species into the oxide. It may
be influenced by stresses caused by mismatches in the thermal
coefficients of expansion.
Mobile contaminants, such as water or hydrogen, affect
the immobile charge density and the effective trap density.
Metal-semiconductor work function differences and
insulat-, r-insulator contact potentials also affect the
surface potential.
15
EXPERIMENTAL APPROACH
Introduction
The experimental approach in this program included
four main areas of effort. In the first, a number of
experiments were performed with existing test pattern
mask sets to generate and develop as much information as
practical early in the program. In the second, based on
the literature review and on the results of the early
experiments, a set of masks was designed and built to
make it possible to extend our ability to extract all of
the fundamental information concerning the electrical
properties of the insulator-semiconductor interface.
In the third, test equipment was set up for evaluating
the test structures. In addition, a special mask was
developed so that a metal pattern provides the means of
measuring discrete transistors in a chip from a production
line of commercial microcircuits. From this the effects
of different second laver insulators can be studied on
structures that have been subjected to the complicated
series of steps used to fabricate complex, commercially
available, bipolar microcircuits. In the fourth, a body
of data was collected using the test structures and test
equipment.
16
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There are three practical processes by which oxides
can be deposited over insulator or metal layers - vapor
plating or pyrolytic deposition, r-f sputtering, and
evaporation. Oxides prepared by each of these processes
were evaluated in this program. The oxide materials
that were evaluated were Si0 2 , Al2 03 , mixed S ' 02 -Al 2 03
and titanium oxide. The study of Al 2 03-containing layers
for this application has been reported at several recent
meetings (for example, see Ref. 17).
Silicon monoxide and silicon nitride were considered
but were not evaluated because our experience and that
reported in a large body of literature, shows that these
materials are difficult to prepare with reproducible
properties, probably because of difficulties involved in
reproducing the stoichiometry of the layers. Also, these
types of insulators are not currently being used in LSI.
Preliminary Evaluations of Insulator Layers
Preliminary evaluations were made of materials and
processes by measuring the capacitance-voltage (C-V)
relationship of MOS capacitors after each of a series of
of steps in which a bias was applied at a controlled
temperature to drift any mobile charge in the oxide.
17
These measurements yielded the density of immobile charge and
the densities of mobile charge at 300°C and at room tempera-
ture. To the degree that any trapped charge density exceeds
the mobile charge density, trapped charge densities were
measured. The apparatus and test structures used for this
work were described in our final report, "Design, Development,
Fabrication and Delivery of Improved MS Transistors," dated
June 1966, on Contract #NAS8-11926 with the National Aeronau-
tics and Space Administration, Huntsville, Alabama.
The immobile charge density is the effective charge
density after drifting the mobile c:zarge at 300°C under an
applied voltage of -12 volts (the voltage polarity is that on
the metal) for 2 minutes. The bias was always maintained
during the cooling time and up to just before the C-V measure-
ments were taken. To determine the mobile charge densities,
the effective charge density was measured both after drifting
the mobile charge with an applied voltage of +12 volts for
2 minutes at 300°C and again after drifting with an applied
voltage of -12 volts for 5 minutes at room temperature. The
change in the effective charge density during the drift at
room temperature is the mobile charge at room temperature.
The change in the effective charge density during the drift at
18
r+12V, 300°C minus the change during the room temperature drift
is the mobile charge at 300°C.
r
	
In the remaining part of this subsection, we describe the
experimental results of our evaluation of oxides made with
various combinations of forming process and material.
Thermally grown Si0g c;n silicon. - To provide reference levels
for the types of charge reported below, we note that a ther-
mally grown layer of Si02 on silicon (grown at 1200°C in dry
02 to a thickness of 2000 A) would typically have
2 x 1011
 immobile charges/cm2,
0.5 x 1011
 mobile charges/cm 2
 at 300°C,
0.1 x 1011
 mobile charges/cm 2 at 25°C.
Vapor-plated SiOg on silicon. - The following tabulation shows
the measured charge levels that were found in samples of Si02
that were deposited on bare silicon by vapor plating. The
deposition was made at 400°C with the reaction
S iH4 + 202	
- Si02 + 2H2O.
Oxide Immobile Mobile(300°C) Mobile	 (25°C)
Sample # Thickness
	 Charges/cm2 Charges/cm2 Charges/cm2
284 6000 5.0 x 1011 2.0 x 1011 0.1 x 1011
285 6000 5.0 2.4 <0.1
504 2000 9.9 1.3 0.4
505 2000 10.7 1.3 0.1
19
Vapor-plated Si0 2
 on thermally grown SiO 2 . - Vapor-plated
oxides were deposited on thermally grown oxide layers and
the following results were measured:
Oxide
Thickness
Lower Upper Immobile Mobile(3000C) Mobile(250C)
Sam le Laver Layer Charges/cm2 Charges/cm2 Charges/cm2
300 60001 70007 9.4 x 10 11 5.6 x 10 11 0.1 x 1011
301 6000	 7000 8.1 6.6 <0.1
532 2000	 5000 4.5 2.0 <0.1
Vapor-plated Si0 2
 with phosphosilicate layer on thermally
grown SiO2. - Other samples were prepared having a
layer of phosphosilicate glass (1250 $) between the
7000 1 of vapor-plated oxide and the 6000 t of the
underlying thermally grown Si0 2 . These data should
be compared with those for the other halves of the
same wafers (300 and 301 above), which had a higher
level of mobile ions than is normally present.
Immobile	 Mobile (300° C) 	 Mobile (25° C)
Sample #	 Charges/cm2	 Charges/cm2	 Charges/cm2
300A
	 4.0 x 1011
	
0.4 x 1011
	
0.2 x 1011
301A
	 4.3	 0.3	 <0.1
20
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R-F sputtered Si0 2 on silicon.- S10 2 layers were r-f
sputtered to a thickness of 5000 A on bare silicon. The
charge densities measured were:
Immobile	 Mobile (300° C) 	 Mobile (25° C)
Sample #	 Charges/cm2
	 Chartres /cr;.2
	
Charges/cm2
528A	 4.0 x 1011
	
24 x 1011
	
0.3 x 1011
529A	 2.1
	
32
	
2.8
The source target of the Si02
 was analyzed to have
5 ppm of sodium. To decrease the mobile charge (300°C),
other source material having less than 0.04 ppm of sodium
was ordered. This was not available during the time period
covered by this report.
R-F sputtered Si02
 on thermally grown Si0 2 .- S102 layers
were r-f sputtered on 2000 n of thermally grown Si02 to a
total thickness of 6300 ^. The capacitance -voltage relation-
ship on MOS capacitors was so poorly shaped that the data
are difficult to interpret. It appears that the results
are similar to those for the sputtered Si0 2
 on silicon.
21
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Vapor-plated Al20 3 on thermally grown Si0 2 .- We vapor-plated
Al2 03 layers 3000 A thick on 2000 A of thermally grown
S102 . We found (in Sample #507) an immobile charge density
of 5 x 1011 cm-2 and a mobile charge density of 20 x loll cm-2.
The charge densities in a similarly vapor plated 3000 A
thick layer of Al2 03 on bare silicon could not be measured
because the capacitors were not able to support 12 volts
at 300° C.
Evaporated Al 2 03 on thermally grown S10 2 .- An Al 2 03 layer
was evaporated by means of an electron beam to a thickness
of 3000 A on top of 2000 A of thermally grown S10 2
 (Sample
#510). The measured immobile charge density was 4 x 1011
negative immobile charges/cm 2 . It is important to note
that this polarity of the immobile charge is unusual; in
nearly all other oxides examined by us or reported by
others, it is positive. From a quarter to a half of this
immobile charge may be due to the insulator-insulator
contact potential which was reported by Nigh et al. (Ref. 18)
to be in the range of 1.0-2.0 volts. The measured mobile
charge in our samples is roughly 20 x 10 11 cm-2 at 300°C.
There appeared to be no mobile charge at room temperature.
An attempt was made to measure the charge densities in a
similarly evaporated 3000 A thick layer of Al203, on bare
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silicon, but the capacitors were unable to support the 12
volts at 3000C.
At present we do not consider evaporated layers to hold
much promise, both because of the high density of mobile
charge and because of the low breakdown voltage.
Vapor Plated mixed Al2O3 and SiO2. - Because mixed Al2O3 and
SiO2 has a faster etch rate than Al2O3 and because a 1:1 mix-
ture of Al2O3 and SiO2 is reported to have a coefficient of
thermal expansion approximately matching that of silicon, we
prepared samples of vapor-plated mixed (actually an amorphous
solid solution) of Al2O3 and SiO2. The composition was esti-
mated to be 60% Al2O3 and 40% SiO2, based on a measured
density of 3.2 g/cc and a measured index of refraction of 1.56.
Sample #521 contair-A 3000 A of vapor-plated mixed Al2O3
and SiO2 on bare silicon. The flatband voltage was unstable
between +80 V and -10 V at 300°C. Our calculations indicated
that there are 80 x 10 11 negative immobile charges/cm2 and
90 x 1011
 mobile charges/cm2 (300 0C). These calculations are
based on an assumption that the mobile charge is all positive.
It may be that an undeterminable amount of the mobile charge
is negative. It should be recognized that this lack of know-
ledge of the exact species of charge is not as important as
23
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t
are the values of the range and limits of the effective charge
density, which are known.
O
Sample #519 consisted of 2000 A of vapor-plated mixed
S1O2 and Al2O3 on 2000 A of thermally grown S102. In this
case, the flatband voltage shifted only between +3 and -3
volts. This indicates that most of the mobile ions in the
vapor-plated Al2O3-SiO2 mixture are not mobile in thermally
grown oxide, and that these mixed oxides are comparatively
s table.
Titanium oxide over thermally grown SiOg. - It has been
reported (Ref.19) that titanium improves the insulation pro-
perties of dielectric layers by absorbing reaction products
and impurities to improve the lifetime of devices. We
measured charge densities in a sample (#540) prepared as
follows:
0
1. SiO2 was thermally grown to 3000 A in dry 02 at
1200°C;
2. Titanium was evaporated to a thickness of 2000 A;
3. The wafer was baked at 500°C for 20 minutes in dry
N2 to oxidize some of the titanium by reaction with
the SiO2;
4. The metallic titanium was etched away in hot HC1,
leaving the titanium oxide;
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5.	 Aluminum was evaporated and delineated into
{	 MOS capacitors.
(	 We found 2.8 x 10 11 immobile charges/cm2 , 18 x 1011
{	
mobile charges/cm 2 at 300°C, and 29 x 10 11
 mobile charges/cm2
at room temperature.
Summary. - In summary, MOS C-V measurements were made on
i
vapor-plated, r-f sputtered and evaporated layers of S102,
Al203. mixed Al203- S102, and titanium oxide. The data
summarized in the following table show that vapor-plated
5102 and vapor-plated mixed S9.02-Al2O3 have the lowest
immobile and mobile charge densities, and are therefore pre-
ferred for use as second-layer dielectric materials for
multilevel circuits. However, r-f sputtered oxides should
not yet be ruled out because the use of purer source
materials may reduce the mobile charge density.
ii
-	 ..	 -
Measured Charge Densities
in Various Types of Oxides
1011
 Charaes/cm2
Oxide Tyne
Thermally grown Si02 on Si
Vapor-plated Si02 on Si
Vapor-plated Si02 on thermally
grown Si02 on Si
Vapor-plated Si02 on phospho-
silicate layer on thermally
grown Si02
R-f sputtered Si02 on Si
Vapor-plated Al203 on thermally
grown Si02 on Si
Evaporated Al203 on thermally
grown Si02
Vapor-plated mixed Al203-SiO2
on Si
Vapor-plated mixed Al203-SiO2
on thermally grown Si02 on Si
Ti02 on thermally grown Si02
Mobile Mobile
Immobile	 300°C 25 0C
2	 0.5 0.1
5	 2 0.1
8	 5	 0.1
4 0.4	 0.1
3 28	 1.0
5 20	 ---
-4 20	 ---
-80 90	 ---
-1.5 3	 ---
3 18	 29
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Migration of Contaminants from Regions Adjacent
to Regions Beneath Metalized Areas
An experiment was conducted to determine what effects
a vapor-plated oxide overlying a metal pattern on thermally
grown oxide has on the properties of the oxide-silicon
interface beneath the metal. The test structure used was
a MOS capacitor formed into a resistor pattern with a
linewidth of 1 mil. Three types of samples were prepared
for the experiment. One group of samples had only a layer
0
of 2000 A of thermally grown Si0 2 under the metal; a
second group had a layer of 5600 4 of vapor plated oxide
between the metal and the silicon; and a third group had
a 2000 A layer of thermally grown Si0 2 between the silicon
and the metal,	 and 5600 A of Si0 2 vapor plated over
the metal and the first layer of Si02.
These three groups were measured to determine the
immobile and the mobile charge after several intervals
of time during which the devices were stored at 300°C
under three conditions of applied bias, +12, 0, and -12
volts.
The results are given in Figures 3, 4 and 5.
The significant findings in these data are discussed in
the following paragraphs.
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Figure 3. Effects of contaminant migration beneath
metal layers on immobile charge density.
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Figure 5. Effects of contaminant migration beneath metal
layer on mobile (25°C) charge density.
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Immobile Charge.- The immobile charge density of thermally
grown oxides is hardly affected by a 30C P C bake for more
than 2000 hours under either a zero or a positive applied
bias.
The immobile charge density of vapor-plated oxides
(on silicon) is somewhat decreased under a positive bias
at 30CPC for 520 hours.
The immobile charge density of thermally grown oxides
increases during a 30CPC bake for 520 hours under a negative
bias. This result has been reported in the literature (Ref. 2).
The vapor-plated oxide over the metal and first layer
of oxide does not greatly influence the immobile charge
density of the underlying thermally grown oxide.
Mobile Charge. - T'^e mobile charge (at 30CPC) is increased
during a 30CPC bake under zero applied bias in all three
types of samples.
The increase in mobile charge (30CPC) is much greater
under a positive bias than under a zero or a negative bias.
This might be expected because the mobile charge is believed
to consist of cations.
The increase in mobile (300°C)ions is very large for the
thermally grown oxide, both with and without the vapor plated
31
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oxide over the metal pattern. This is believed to be due to
residual sodium left from the photolithographic steps needed
to fabricate the metal pattern.
It is important to note that contamination either in the
second layer or on top of a single layer is able to move from
areas adjacent to areas beneath metal regions. This should
be borne in mind in the design of future devices which might
not have phosphorus gettering and which may be operated with a
positive voltage on the metal. The result also suggests that
attention should be directed to the photolithographic steps
in a search for sources of contamination.
The amount of mobile charge at room temperature is not
greatly increased by the presence of the vapor-plated oxide.
The amount of mobile charge (25°C) is not greatly
affected in thermally grown oxide, with or without a vapor-
plated oxide over the metal pattern, by a 300°C bake under
zero bias or negative bias.
The amount of mobile charge (25°C) is greatly increased
by a 300°C bake under a positive bias. This is consistent
with the theory that the mobile charge at room temperature is
a more mobile form of sodium than the form seen only at
higher temperatures.
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No Initial Change in Device Performance Due to a
Second Layer of 5102 (Vapor-Plated)
A number of experiments were performed that demonstrate
that the deposition of a vapor-plated Si02 layer over either
bipolar or MOS transistors (i.e., over the metal pattern) does
not significantly alter the performance of the devices. In
this connection, one should guard against the illusion that a
device is not degraded by a second layer of oxide on the
basis of only the initial performance of the device.
Surface Iona
An experiment was conducted to demonstrate the effects
of surface ions on the outer surface of the oxide.
The experiment was conducted on existing structures,
pictured in Figures 6 and 7. The chip is from the produc-
tion line of high-performance linear amplifier integrated
circuits and the metal pattern was chosen for testing dis-
crete devices in ways in which the effects of the applied
bias on metalized regions might be expected to influence the
performance of devices in the chip. The resistivity of the
n-type region between the p-type diffused regions is 5 ohm-cm.
Metal electrodes overlying the oxide layer, labeled A and B,
were used to apply electric.fields along the surface of the
33
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Figure 6. Structure used for studying surface ions.
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Figure 7. Close-u p
 view of structure used for studying surface ions.
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oxide to drift sv- , face ions. Their effects were monitored
by measuring the current between contacts C and D after the
surface ions were drifted. Contacts C and D provide elec-
trical connectors to two isolated p-type diffused regions.
Electrode A overlies the oxide layer over each of these
regions. Therefore, a pileup of negative surface ions along
conductor A can invert the n-type regions and alter the
resistance between the regions contacted by C and D.
The current measurements were made after one minute of
bias on the electrodes AB. The electrodes AB were shorted
to one of the p-type diffused regions for the current
measurement. Data taken on this structure under various
conditions are tabu:cted below. Wet ambients were obtained
by bubbling N2 through water at room temperature. Dry
ambients were obtained in - dry nitrogen jet stream.
These data indicate that, as expected, surface ions are
more of a problem in wet ambients, that surface ions move in
times of the order of one minute in wet ambients but not in
dry ambients, and that the second layer of oxide protects
against the influence of surface ions.
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Measurement Condi tions
in Sequence
	
Voltage	 AB	 Ambient
	
0 V
	 Dry
	
50 V	 Dry
	
50 V
	
Wet
	
50 V	 Dry
	
0 V
	
Dry
	
0 V	 Wet
asured Current*
On Devices	 On Devices
	
without	 with Vapor Plated
Second Laver SiO .3 Second Laver
	
0	 mA	 0 mA
	
0	 0
	
69	 0
	
69	 0
	
3	 0
	
0	 0
i
I
I:
I
I
I
I
i
1
I
* VCD = 25 V
A second set of data was taken under different
conditions. In this case, the potential was applied to con-
ductor A relative to the underlying n-type silicon both for
the one-minute drift period and during the current measure-
ment. The results are tabulated below.
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Measurement Conditions	 Measured Current*
in Sequence	 On Devices
	 On Devices
	
without	 wits Vapor Plated
Voltage
.
	Ambient	 Second	 Laver SiOZ Second Laver
	
0 V
	
Dry	 0	 mA	 0	 mA
	
-50 V	 Dry	 50	 37
	
-50 V	 Wet	 69	 12
	
-50 V	 Dry	 105	 38
	
0 V
	 Pry	 42	 0
	
0 V
	
Wet
	
0	 0
* VCD = 5V
These data may be interpreted as follows: The oxide
surface on the samples without the second layer has a phos-
phorus-rich surface due to its use as a diffusion mask.
This phosphorus-rich surface is hygroscopic, and therefore
its surface ions are abundant and quite mobile. It should,
therefore, have a more conductive surface. A more conductive
surface apparently can increase the effective area of the
electrode by causing the surface potential of the oxide near
the electroc.c:^ :o approach that of the electrode. This could
explain why the measured currents are higher for devices
without the second oxide layer. It also could explain why
the current is not reduced co zero in a dry ambient.
?8
The effectiveness of the second layer is believed to be due
to at least three factors:
1. Because the second layer contains no phosphorus, the
surface is less hygroscopic and therefore the
surface ions are fewer in number and less mobile;
2. The structural difference between a one- and a
two-dielectric layer device may yield weaker
electric fields along the surface in the case
of two layers;
3. An insulator layer over the edge of a metal layer may
make it possible for surface ions to move up and
over the metal so that the metal shields the
silicon from the effects of the surface ions.
These results demonstrate the importance of the effects
of surface ions. The test structures described in this
report for measuring the effects of surface ions have been
demonstrated to yield practical empirical data. It is
possible to compare the surfaces of two different samples.
On the other hand, there are many difficulties encountered
when attempting to develop a quantitative theoretical basis
for interpreting the data from these test structures.
Among these are tbi following:
E
r^
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1. Ions moving through the oxide also influence the
measured current;
2. Changes in the measured current may be due to
changes in an induced channel joining the diffused
junctions or due to changes in surface potential
which influence the carrier generation rate, and,
therefore, the reverse current of the reverse
biased junction;
3. The current is time dependent. The time constant
could be expected to depend on the applied field
along the surface, on the ambient humidity, on
the surface condition, anti on whether the oxide
layer covers the edge of the metal;
4. The degree to which a pile-up of surface ions
depends on the applied field and on the area
from which ions are drifted is as yet unknown.
Whether a wider electrode spacing decreases the
surface ion effects because of the lower electric
fie.: (4 or increases their effects because ions are
collected from a larger area is still a matter of
conjecture.
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Test Structure Mask Sets
Introduction. - Two mask sets were prepared for fabricating
i	
a variety of test structures designed to provide data
concerning the fundamental electrical properties of the
insulator-silicon interface.
The first mask set to be described was designed and
built during this program. Figure 8 shows a photograph
of the test structures made with this mask set. The chip
size is 70 x 70 mils. The set contains masks for
1. Cutting openings in the oxide to create a diffusion
mask,
2. Cutting openings in the oxide for the metal-
silicon contacts,
3. Delineating the metal pattern,
4. Cutting openings in a second insulator layer for
welding leads to the bonding pads.
I
MOS Capacitor. - The large square on the u pper left of
Figure 8 is an MOS capacitor. The capacitance-voltage
relationship taken on MOS capacitors is very useful for
studying the surface potential of silicon under insulators
layers. From the change in the C-V characteristics under
applied voltages (f 12 volts) at 300°C and at room temperature,
one can calculate the density of immobile and mobile
41
Figure 8. Basic test structure chip.
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(at 300°C and at room temperature) charge and the density of
slow states in the oxide or at its interface with the silicon.
-	 The theory of the capacitance-voltage technique for
	
{	 studying oxidized silicon surfaces using MOS capacitors
has been described by Grove et al. (Ref. 20).
Structure for studying lateral contaminant migration
	
j	 under metal layers. - Several variations in the structural
design of MOS capacitors extend the usefulness of the
C-V technique. In the upper right part of Figure 8
the capacitor has a high ratio of perimeter to area.
This capacitor was designed to study the migration of
mobile species of charge or of neutral atoms from regions
adjacent to metal layers to regions beneath metal layers
on oxides. The line and spacing widths for this structure
1
	
'	 are two mils.
MOS Hall structure. - A specially designed MOS transistor,
shown in Figure 8 forms an inversion layer having a suffi-g	 Y	
cient number of connections that Hall measurements and sheet
conductivity measurements can be taken to measure the
density of mobile carriers and their mobility in the
inversion layer. This structure is shown in Figure 8
directly below the capacitor with the high perimeter-
to-area ratio. It consists of six diffused p-n junctions
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with contact lands and an MOS capacitor formed to create an
inversion layer in the shape required to make Hall measure-
ments on the inversion layer. Figure 9 shows a closeup of
this structure. This structure is similar to that reported
by Colman and Mize (Refs. 21-23) except that it is much
smaller. Our structure is 2.5 mils long and 0.5 mil wide,
whereas that used by Colman and Mize was 90 mils long and
10 mils wide.
Diode. - Diffused p-n junction diodes are included for
studying effects on diode leakage currents and diode break-
down voltages. The small square area in the lower right
portion of Figure 8 is one of these diodes.
Surface recombination velocity test structure..- Diffused
junction diodes with surrounding field plates are used to
measure the surface recombination velocity. These devices
are in the lower left of Figure 8. The second field plate
surrounding the first field plate was included to permit
cutting off any undesired inversion layer that might exist
outside the region covered by the first field plate.
Details for calculating the surface recombination velocity
from measurements of the reverse-biased diode current as a
function of the field-plate voltage have been published by
Grove and Fitzgerald (Ref 24).
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Fi gure 9. Hall measurement test structure.I	 45
MOS transistor. - The chip shown in Figure 8 includes
a MOS transistor. This transistor alone is shown in
Figure 10. By comparing the threshold voltage of the
MOS transistor with the voltage at which the inversion
layer forms in the MOS capacitor, the density of surface
states of the type that immobilize carriers in the
inversion layer can be measured. This technique was
described by Kooi (Ref. 25). By using the measured
transconductance value of the MOS transistor in the
equation for transconductance the mobility of carriers
can be calculated,
gm - Cox µw (Vg - Vp)
LTox
where gm
 is the transconductance, c ox is the dielectric
constant of the oxide,
µ is the carrier mobility,
w is the channel width,
L is the channel length,
Tox is the oxide thickness,
Vg is the gate voltage,
V is the pinch-off voltage.
p
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iI
Figure 10. MOS transistor.
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Surface ion test structure. - The test device shown in
Figure 8 includes a test structure for studying mobile
ions on the oxide surface. This structure,shown in
Figure 11, consists of two parallel metal conductors,
on top of the oxide with contact lands. One of the
conductors overlies two diffused p-n junctions. The
application of a voltage between the conductors causes
surface ions to move along the surface and pile up near
one of tLe conductors. If this pile-up of surface charge
is sufficiently large, it can invert the silicon bencsath
the oxide and thereby form a channel between the two
diffused p-n junctions. This is sensed by a measurement
of the impedance between the diffused regions.
The theoretical interpretation of the measurements
taken in this way is difficult. The impedance between
the two diffused regions may change not only because of
a channel but because of changes in surface potential
that affect the diode reverse current of one of the junctions.
In spite of the interpretation difficulties the structure
is a sensitive indicator of surface ion effects.
48
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Figure 11. Surface ion test structure.
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Test structures on production microcircuit chip. - Figure 12
shows a second set of test structures that were chosen to
study the effects of a second layer of dielectric material
on devices that were prepared by a complex processing
sequence used in the production of commercially available
microcircuits. These devices were taken from the pro-
duction line of PA7709 high performance operational
amplifier linear integrated circuits;,.
A special set of masks was prepared for forming the
delineated metal and the contact cuts in the oxide over
the metal in a pattern that enables one to measure the
characteristics of discrete devices. Among the devices
that were tested in this structure are bipolar double
diffused npn transistors of two geometrical configurations,
bipolar pnp transistors with substrate collectors, and
lateral bipolar pnp transistors. Bipolar pnp transistors
with substrate collectors are single diffused transistors
which are formed so that the collector region is formed
in a portion of the unaltered p-type starting wafer. The
base region is formed in an n-type epitaxial layer (which
is isolated by p-type diffusion layers) and the emitter
region is formed by the same diffusion of donors used to
form the base region of the double diffused npn transistors.
50
1Figure 12. Microcircuit chip with special metalization pattern for
1	 testing discrete devices.
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The lateral pnp transistors are formed in the n-type
diffusion layer by diffusing the p-type emitter and
collector regions with the same diffusion as that used
to form the base of the npn transistors and the emitter
of the pnp substrate collector transistor. The resistivity
of the n-type epitaxial layer is 5 ohm-cm.
Equipment for Testing Test Structures
Introduction. - This subsection describes the test equipment
that was set up for taking measurements on the test
structures fabricated for this program. Also included
is a discussion of problem areas that were encountered.
C-V measuring equipment. - The equipment for measuring
the C-V relationship is shown in the schematic diagram
of Figure 13. The basic instrument for measuring the
capacitance is a Tektronix L-C Meter that provides a
direct reading measurement of the capacitance in the
range of 0 to 300 pF at a measurement frequency of 140 kHz.
The 106
 ohm resistor isolates the power supply from
the L-C Meter so that the capacitance of the power supply
is not measured. The 0.01-„iF capacitor prevents d-c
current from flowing through the L-C Meter. The X axis
of the X-Y recorder records the voltage applied to the
device and the Y axis records the voltage at the terminals
52
XUNKNOWNLORC
(X a Y INPUTS ARE
BOTH "FLOATING")
V
t
t
i
TO INTERNAL TERMINALS WHICH
CONNECT TO THE INDICATING METER
TEKTRONIX LC METER 	 HOUSTON X-Y RECORDER
TYPE 130	 MODEL HRI00	 Y
0.01 µF	 POWER
MIS CAPACITOR	 SUPPLY
UNDER TEST	 0 TO 100 V
106 n
A
O
SENSITIVE DC METER,
BOONTON ELECTRONICS CORP., MODEL 95A-R
OELECTROMETER, KEITHLEY, 6108
Figure 13. Diagram of equipment set-up for
measuring C-V relationship of
metal-insulator-silicon structures.
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of the indicating meter in the L-C Meter. The current
meter indicates any d-c leakage current through the
capacit--.r.
 .
MOS transistor measuring equipment. - Figure 14 shows a
schematic diagram of the equipment used to evaluate MOS
transistors. It records the drain current as a function
of the gate voltage for a given constant drain-to-source
voltage. The threshold voltage and transconductance can
easily be obtained from the plotted curve as shown in
Figure 15.
Surface recombination velocity measurements. - Figure 16
shows a schematic diagram of the circuit used to measure
surface recombination velocities in the manner described
by Grove and Fitzgerald (Ref. 26). To minimize noise
and ground loop problems, the apparatus is located in a-
screen room, and the battery voltage sources are enclosed
in a metal box with coaxial connecting leads to the
electrometer. The circuit provides a voltage to bias
the second field plate so that the area of the carrier
generation region is accurately shown. Figure 17
shows sample data taken by this measurement technique.
The surface recombination velocity is calculated as shown
in Figure 18.
54
I
I
O
0 c
^w
_acr2 UOw
N cr
OZ X
X
w
w
X.O
crHV
wJ
w
5
a
a
a^
a,
a)
a
.,,
ril
m
S
14
0
41
ra
-H
Lo
a
b
14
O
v
a
rn
w
55
i14
0
4J
N
N
fI!
z
N W0 0
o v
>	 ?!
Wo U
J ?
> ~
w	
^.
H b
Q U
0	 ,.4
Ln
r-I
0
0
b^
•rl
W
0
O	 p
56	 -	 (vw) 1N3aam Nlvua
57
i
s
r
FE-1
til
C
.,-4
:j >1
ro •^
Q) U
E O
s^ v
O
w
4J O
v 4JS ro
a^
^ A
b" E
v O
4a 4
O ^4
E v
ro U
c+ ro
t))LH
b ^4
A ^ l
v
rn
N4
m
a
m
W0O
0
c
s
c
h
t
0
at
0
am
m
m
DIODE BIAS
1 -- 0.25 V 5 -- 1.50 V
2 -- 0.50 V 7 -- 1.75 _J
3	 --	 0.75 V 8 -- 2.00 V
4 -- 1.00 ^ r -- 2.50 V
5 --	 1.25 V
0^
-25
	
CURVES 1 TO 5	 -^0
1
	 I
-25 4-	 CT?RVES 6 TO 9
	
0
FIELD PLATE VOLTAGE (VOLTS)
Figure 17. Sample data from surface recombination
velocity measurements.
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Hall measurements. - Figure 19 shows a schematic diagram
of the equipment that we use to make Hall measurements on
inversion layers. This tec:inique was developed by Colmar.
and Mize (Refs. 21-23). Figure 20 shows a photograph of
the experimental setup. It consists of a 4200-gauss magnet
mounted on a hinge; a switching arrangement so that the
voltage across each of the important sets of terminals
can be measured on the electrometer; and a fixture for
mounting, connecting to, and holding the test sample for
the measurement. There is a reversing switch on the current
source. Because nen-magnetic packages were not available
during this program, the mounting arrangement used is
practical. mainly for establishing feasibility of the
method. Non-magnetic packages are on order.
Measurement of surface ion effects. - Figure 21 shows
a schematic diagram of the circuit that was set up for
measuring the effects of surface ions. IL consists of
a battery voltage source enclosed in a metal box with
coaxial leads to the electrometer. The apparatus is
located in a screen room. It is capable of :t<<asuring
currents as low as 10 -11 amperes. Because the electrometer
measures voltage and current simultaneously, it is easy
to crock that each measured current is being read with a
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Figure 21	 Diagrams of equipment for studying
surface ions.
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meter input impedance low enough that the voltage developed
across the meter is negligible compared to that across
the test structure, thus insuring that all of the current
measurements are taken with the same voltage across the
device.
As shown in Figure 21, the two metal electrodes on
the oxide are electrically shorted to one of the diffused
regions when the current is being measured, so that any
influence of the potential of these electrodes on the
underlying silicon is controlled and repeated to the
same degree each time a measurement is made. If this
were not well controlled, stray charge in random amounts
would be present on these electrodes, which would influence
the resistance between the diffused regions. The resulting
random variation in the measured current would make the
data meaningless.
The biasing circuit for drifting the surface ions is
given in Figure 21. Note that in this case the two diffused
junction regions are shorted electrically to the metal
electrode that lies over them. This is done to prevent
mobile ions from moving beneath the metal in a direction
normal to the plane of the structure while the structure
is under the bias to move surface ions. It is important
64
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that the mobile ion density (measured on the MOS capacitors)
be considered when analyzing and interpreting the data from
the surface ion test structure.
Diode reverse current. - The reverse current of the p-n
junction diode is measured on the same equipment used
to measure the effects of surface ions (see Figure 21).
Diode breakdown voltage. - The diode breakdown voltages
are measured on a Tektronix 'Type 575 Transistor Curve
Tracer.
E,raluation of bipolar transistors. - The bipolar transistors
were measured on equipment and by trained personnel. in our
Reliability and Quality Control Department.
Experimental Results Taken On Test Structures
Test structure preparation. - Samples were prepared in
both of the test structure chip configurations as described
previously.
An n-type5 ohm-cm, phosphorus-doped, <111> oriented
silicon wafer and a p-type 3.5 ohm-cm, boron doped, <111>
oriented silicon wafer were chosen for the substrates
for the test structure pattern shown in Figure 8. In
each case, a 6000 ^ oxide was grown in dry oxygen at
1200°C. The n-type wafer was boron diffused to a sheet
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resistivity of 42 ohms/square and to a depth of 1.6 microns,
and the p-type wafer was phosphorus diffused to a sheet
resistivity of 4.6 ohms/square and to a depth of 2.4 microns.
The cuts in the oxide were made using KTFR and the aluminum
metal was delineated with AZ 1350 resist. The aluminum was
evaporated using an electron beam.
After each wafer was processed into the test structures,
it was scribed into halves. Half of each wafer was vapor
plated with 10,000 A of SiO2, formed at 400°C with the
reaction
SiH4 + 202 —0 SiO2 + 2H2O .
Contact cuts were made in this second oxide layer and the
devices were mounted and tested.
Capacitors. - The important information obtained from a C-V
curve taken on an MOS capacitor is the effective immobile
charge and the mobile charge at both 300°C and at room tem-
perature. The table on the following page summarizes the
data taken on MOS capacitors of the test structures shown
in Figure 8.
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A B
10 11 Charges /cm2
Immobile Mobile (300' C) Mobile(250C)
A B A B A B
17-type substrate
Not vapor plated 2.4 2.4 1.0 2.2 0.1 0.1
Vapor plated 2.4 1.5 1.2 3.5 0.2 1.5
.P-type substrate
Not vapor plated 2.7 2.8 1.6 5.0 0.3 2.2
Vapor plated 1.5 3.0 2.2 2.5 0.5 0.8
As might be expected, the measurements on capacitors
having a high perimeter-to-area ratio can best be characterized
as having a gradual transistion region in the C-V curve and a
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fairly wide variation in flatband voltages within each group.
These capacitors were designed to show the effects of the
migration of impurities from regions adjacent to regions
beneath the metalized regions.
The data discussed below were abstracted from C-V data
taken on the capacitors having a high perimeter-to-area ratio.
The immobile and mobile (at 300° C and at 25'C) charge
density was measured both before and after a bake at 30CPC
for five days at either plus or minus 12 volts bias.
(These tests were conducted on different devices, not
consecutively.) The data taken are tabulated below.
Immobile	 Mobile (300° C) Mobile(250C)
p -type substrate 	 Charges/cm2 charges /=2
 Charges/cm2
Not vapor plated
Before bake 2.8 x 10 11 5.0 x 10 11 2.2 x 1011
After	 (-12V) 4.1 6.0 5.0
After (+12V) 2.8 7.0 5.0
Vapor plated
Before bake 3.0 2.5 0.8
After
	 ^-12V) 4.1 0.9 0.3
After (+12V) 2.8 7.0 5.0
.N-type substrate
Not vapor plated
Before bake 2.4 2.2 0.1
After	 (-12V) No data No data No data
After	 (+12V) No data ZTo data No data
Vapor plated
Before bake 1.5 3.5 1.5
After	 (-12V) 1.8 3.9 <0.1
After	 (+12V) 2.7 3.0 <0.1
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These data show that the vapor-plated oxide layer did1 immobilenot significantly affect the 	 charge density either
1 initially or after a 3000C bake for five days under either
plus or minus 12 volts bias.	 It would appear that the
vapor-plated oxide does not degrade the mobile ion density;
moreover, it even appears to improve it.
MOS transistors. -	 The tabulation below gives the threshold
voltage and the transconductance of the MOS transistors in
the test structure chip. 	 It should be recognized that the
threshold voltage Vth and the transconductance, gm, both appear
n
to be a factor of five poorer than they would be on a typical_
transistor because the oxide thickness below the gate would
be a factor of five thinner than the 6000 A in these devices.
These data are given for both before ar:d after a 3000C bake
for seven days under either +12 or -12 volts bias on the
gate.
These data indicate that:
1. The threshold voltage level is not seriously
degraded by the presence of vapor-plated oxide,
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2. The transconductance is degraded in both p-MOST's
and n-MOST's bf a 30CPC bake for seven days under
applied bias,
-M MOST	 VTH	 gm UMA, 5V)
Not vapor plated
Before bake	 0 to -2V
	 150 µ mho
After -12V bake
	 0	 116
After +12V bake	 0*	 136
Vapor plated
Before bake	 0	 156
After -12V bake
	 0	 120
After +12V bake	 0	 120
-MOST
Not vapor plated
Before bake	 12 - 14
	 119
After -12V bake	 No data	 No data
After +12V bake	 No data
	 No data
Vapor plated
Before bake	 11	 115
After -12V bake	 15	 104
After +12V bake	 12.5	 100
*Several devices have parallel n channels.
Surface recombination velocity test structure. - Surface
recombination velocity measurements were made on samples
on both the p- and the n-type substrates. Grove and
Fitzgerald (Ref. 24) have shown how the surface recombination
velocity can be calculated from the dependence of the
reverse current of the diode on the voltage on the field
plate. The equation for calculating the surface recombination
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t
velocity is
S =	 I
-Tnfr--
where I is the current due to surface generation,
q is the charge per carrier,
ni
 is the intrinsic carrier density,
A is the area of the field plate.
The area of our field plate is 6.8 x 10-4cm2 ; therefore,
at 25°C this equation is
s = 0.62 I
where s is in cm/sec and I is in picoamperes.
We measured surface recombination: velocities on samples
having a single 1«yer of thermally grown 510 2 . The values
measured on three samples on p-type silicon were 10, 14
and 21 cm/sec. Three samples on n-type silicon had measured
surface recombination velocities of 22, 24 and 37 cm/sec.
Figure 17 shows a set of sample curves of the diode
reverse current as a function of the voltage on the field
plate and the diode reverse voltage. These data are
similar to those published by Grove and Fitzgerald.
These data show that the measured surface-generated
current depends on the diode reverse voltage. Note that
a higher gate voltage is required to maintain an inversion
layer as the diode voltage is increased, because an
1
71
inversion layer can exist only when the surface potential
due to the field plate is higher than the potential on the
reverse riased diode. If the potential on the reverse
biased diode is higher than the surface potential induced
by the field plate, the diode collects the carriers from
the inversion layer faster than they are thermally generated.
On the basis of these curves we chose to mea •;ure surface
recombination velocities at an applied voltage of 0.5
volt, so that the field strengths in the inversion layer
parallel to the plane of the structure are minimized.
Structure for measuring surface ions. - Test structures
for measuring surface ions were prepared with and without
a vapor plated layer. Both p on n and n on p type structures
were prepared. They were sealed in dry N2 (<15 ppm water)
without a vacuum bake bafore sealing. The devices were
subjected to -100 volts (on electrode B relative to electrode A
in Figure 11) at room temperature for 66 hours and then
the following currents were measured at 3 volts:
Not vapor plated	 Vapor plated
n _ on _	 p on n	 n on p	 p on n
3.0 x 10-5 A 6.0 x 10 -5
 A
	
9.0 x 10 -5	3.0 x 10-5
	
0.3 x 10-5	5.0 x 10-5
	
0.3 x 10 -5	 8.0 x 10-5
0.3 x 10 -5
 A
0.2 x 10-5
0.5 x 10-5
0.8 x 10 -5
7.0 x 10 -5
 A
0.06 x 10-5
0.7 x 10-5
0.2 x 10-5
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Next, +100V was applied for 24 hours and the following
data were taken:
Not vapor plated
	
Vapor plated
non P	 ponn	 non p	 P on 
30 x 10-5 A	 3 x 10- 11 A
	 10 x 10-5A 	 4 x 10-11A
20 x 10-5 	5 x 10-11 -	 10 x 10 -5 	 4 x 10-11
20 x 10 -5 	4 x 10-11
	
40 x 10-5 	4 x 10-11
40 x 10- 5 	 5 x 10-11
	
10 x 10- 5	4 x 10-11
The data show that:
1. A negative voltage on electrode B creates a channel
on the p-on-n structures and does not on the n-on-p
structures.
2. A positive voltage on electrode B creates a channel
on the n-on-p structures and not on the p-on-n
structures.
1. The n on p structures have relatively high current
levels because the positive charge always present
in Si0 2
 layers creates shunting channels;
2. There is no significant effect of the vapor
plating on either p on n or n on p structures;
on the level of the measured currents.
3. The high sensitivity of the structure to surface
ion motion has been demonstrated.
Further work is called for in the following areas:
1. Time constants and activation energies associated
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with the migration of surface ions should provide
a more complete understanding of the kinetics and
exact species of the charge.
2. The effects of vacuum baking before hermetically
sealing the package should be more completely determined.
Hall measurements. - The Hall voltage test structure that
was designed into the test structure chip is almost two
orders of magnitude smaller than that reported by Colman
and Mize (Ref. 21). The demonstration of the effectiveness
of such a small structure makes it attractive as one of a
number of test structures on a chip that might be included
on each wafer.
Sample Hall data taken on a p on n structure are
given in the following table. The voltage between the
drain and the source is 1 volt in each case. The voltages
are those across the numbered terminals shown in Figure 19.
V2. 6+V3. 7
Vgate I V2,6 V3,7 V2,3 V6,7 V2,3+V6,7
20V 3.04A 2.OmV 2.8mV 0.44V 0.42V 0.0054
30 6.0 2.0 4.0 0.43 0.45 0.0068
40 8.5 2.5 2.3 0.42 0.43 0.0057
60 13.5 8.0 2.0 0.40 0.43 0.012
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The current was then reversed and the measurements
were repeated:
Vn C+VS
Vgate I V2,6 V3,7 V2,3
20V 4.0µA 2.OmV 2.3mV 0..40V
30 5.2 3.0 2.0 0.40
40 8.0 3.3 1.6 0.40
60 12.0 5.5 1.8 0.39
V6,7 V2, 3 +V6, 7
0.42V 0.0053
0.42 0.0061
0.42 0.0060
0.41 0.010
The values in the last column are one half of the Hall
angle (9/2) because the distance between probes along the
length of the sample is twice the width of the sample.
The Hall mobility is given by the equation (Ref. 27)
µ = 1088
H
where 6 is the Hall angle and H the magnetic field in
gauss.
Our magnetic field strength is 4200 gauss, and therefore,
4 = 2.38 x 1048
and the value measured on the above sample was approximately
2.38 x 104 x 2 x 0.006 = 285 cm2/V-sec.
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Transistors in a microcircuit array. - Several wafers
were taken from the production line of PA7709 high
performance operational amplifier integrated circuits.
A special set of masks made it possible to delineate
a metal pattern so that discrete transistors can be tested.
The structure is shown in Figure 12.
A vapor-plated Si0 2 layer was deposited over the
metal pattern on one-half of each wafer and contact cuts
were made through this second insulation layer. A 6000 A
was deposited in 2 minutes at 4&C.
A number of transistor parameters were measure3,before
and after a bake at 175°C for five days under a reverse
bias of 6 volts,on both the emitter and collector junctions
of two pnp and two npn bipola_•
 transistors.
The data are presented in histogram form in Figures
22 through 37. Transistors #1 and #2 are similar npn
double-diffused transistors. Transistor #3 is a pnp
substrate collector transistor and transistor #4 is a
pnp lateral transistor.
The substrate collector pnp bipolar transistor is
a single-diffused transistor in which a part of the p-type
substrate region becomes the collector, a part of the
n-type epitaxial layer becomes the base region, and the
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diffusion operation that forms the base region of the
double-diffused npn transistor (formed in the same chip)
forms the emitter.
The lateral transistor is formed by using two diffused
regions, formed by a single diffusion operation, as the
emitter and collector. Lateral transistors are described
in references 28 through 31.
The data for npn bipolar transistors show that:
1. The vapor plating degraded the IEBO (at 3V)
initially but the bake recovered these reverse
diode currents to the level of the devices without
the vapor-plated layer;
2. The presence of a vapor-plated layer degrades
the hFE measured at 3 V and 3 p A;
3. The bake substantially degrades the h FE measured
at 3 V and 3 p A, regardless of the presence of
the vapor-plated layer;
4. Neither the bake nor the vapor plating operation
affected the following parameters:
BVCBO at 50 µA
BVEBO at 50 UA
BV CEOat 10 µA
I CBO at 3 V
93
1
I CEO at 3 V
hFE at 3 V & 1 mA
The data for pnp transistors show that:
1. The hFE measured at 1 u A and 3 V is J.mproved
by the presence of the vapor-plated SiO 2 layer.
At 1 mA and 3 V the hFE is not affected by the
presence of the vapor-plated layer;
2. Vapor plating increases the BV CEOof the substrate
collector pnp transistor and decreases the 
BV CEO
in the lateral pnp transistor;
3. Vapor platin increases the spread of values of both
BVCBO and BV CEO;
	
j
4. The BVCBO and BV CEOdata show the effect of	 1
vapor plating to be mainly that due to the heat
	
f
treatment. That is, the 300"C bake for five
	 f
days produced an effect quite similar to that
of the vapor plating which was done at 400 E C
for 2 minutes;
5. IEBO is improved by the 300°C, 5-day bake. This
improvement is more pronounced on devices
without the vapor-plated Si02;
6. Vapor plating increases the ICBO and the ICEO
of the substrate collector pnp transittor.
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CONCLUSIONS
A firm practical basis has been established for study-
ing the fundamental electrical properties of the Si-SiO2
interface of structures having two dielectric layers on
silicon.
1. All of the effects of the electrical properties of
insulator layers and of insulator-semiconductor interfaces
on the performance and reliability of semiconductor devices
and microcircuits have been reviewed and summarized.
2. A useful model has been developed that combines into
a single chart all of the types of electrical species, in an
insulator or at the insulator-silicon interface, that influ-
ence the electrical properties of the semiconductor.
3. Two mask sets have been designed and built for making
test structures designed for the measurement of the funda-
:rental electrical properties of the insulator-semiconductor
interface ( surface potential, surface recombination velocity,
carrier mobility in an inversion layer and slow and fast states).
4. Equipment has been built and proven effective for
taking measurements on the test structures.
5. These test structures and the equipment provide a
capability on a single 70 x 70 mi1 2 chip, which might be in-
cluded on each wafer on a production line, to measure:
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a. The capacitance-voltage relationship on MOS capacitors.
The C-V relationship yields the surface potential of the
semiconductor, the insulator layer thickness (assuming
the capacitor area and the dielectric constant are known)
and the average dopant density in the semiconductor near
the surface. Combined with drifting treatments at several
temperatures under applied voltages, the C-V data taken
on MOS capacitors provides a measure of the density of
mobile charge and of slow states or traps;
b. The drain-current gate-voltage relationship of MOS
transistors. The transconductance is a measure of the
carrier mobility. The thre-shold voltage - when compared
with the point of inversion taken on an MOS capacitor -
is a measure of the density of fast states that immobilize
carriers in the inversion layer;
C. The C-V relationship on MOS capacitors with a narrow-
line structure with a large ratio of perimeter to area.
This type of structure provides the means of measuring
the effects of migration of impurities from areas ad-
jacent to areas beneath metal layers;
d. Hall measurement on inversion layers. MOS transistors
shaped in the form used for Hall measurements provide
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a means by which the carrier density and carrier mobility
can be measured in inversion layers;
e. The surface recombination velocity. The surface re-
combination velocity is calculable from the dependence
of the reverse current of a p-n junction on the voltage
of a gate electrode of known area surrounding and slightly
overlapping the junction;
f. The presence of surface ions. Surface ions can be
studied by measuring the variation in resistance between
two p-n junctions due to surface ion drift between two
parallel conductors overlying the oxide and the junctions;
g. Diode characteristics. Diode reverse currents are a
simple and sensitive measure of differences in carrier
generation rates at the surface of the semiconductor.
Diode breakdown voltages are a simple sensitive measure
of effects of oxide charge (both mobile and immobile) on
field strengths in a depletion layer near the surface of
the silicon;
h. The characteristics of discrete transistors in the
configuration of complex microcircuits, that is, transis-
tors that have been prepared by the complete and complex
series of processing steps used for bipolar microcircuit
production.	 97
a eft	 ^__r''-^^+/1^41^+'L^i^^^^v'
	 Zrj	 tom'•?• Atix_
6. Capacitance-voltage measurements on MOS capacitors
were used to compare insulator layers of various types of
material and of deposition process. The two most promising
oxide layers suitable for second layer insulation are vapor-
plated SiO2 and vapor-plated mixed S'02-Al203. These two
types of oxides have lower immobile charge densities, lower
mobile charge densities and break down less frequently under
an applied voltage than evaporated Al20 3 , vapor-plated Al203,
r-f sputtered Si02 , or titanium oxide.
7. The effect of mobile ions present from a second layer
can be reduced by a phosphosilicate layer between the first and
second oxide layer.
8. The effective charge density in either vapor-plated
Al203 or vapor-plated mixed Al 20 3 - Si0 2 overlying (in each
case) thermally grown Sio 2 is frequently found to be negative
in contrast to the positive charge density always found in
thermally grown oxides. A substantial part of this apparent
negative charge may be due to an insulator-insulator contact
pc,tential. It has not been determined whether the negative
charge is mobile or immobile.
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9. Contaminants migrate from regions adjacent to the
regions beneath a metal layer during a 300 0C bake for hundreds
of hours under various conditions of applied bias as follows:
a. There appears to be no significant influence on the
immobile charge density due to the migration of contam-
inants;
b. Positive ions (both at 25 0C and 3000C) migrate to
regions underlying metals. This occurs to a much greater
extent when the applied bias is positive than when it is
zero or negative.
C. The migration of positive ions is similar when there
is a layer of vapor-plated S'0 2
 overlying the metal pattern
and the thermally grown S'0 2 , and when there is none. One
might infer from this that the source of the mobile ions is
from the photolithographic processes. Th:s problem is
minimized in today's MOS microcircuits because n-channel
devices contain phosphosilicate diffusion layers, and
p-channel devices are not subjected to positive voltages.
d. The observations concerning charge which is mobile
at room temperature and that which is mobile at 3000C
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are similar. This is consistent with the belief that
the charge wb.ich is mobile at room temperature is a
form of sodium which is more mobile than that observed
at .30000.
10.The deposition of a layer of vapor plated SiO 2 over
either bipolar or MOS transistors (metalized in each case)
does not significantly alter the initial performance of the
devices. 1n this connection, one should guard against the
illusion, based on only the initial performance of the device,
that the device reliability has not been degraded.
11. The following surface ion characteristics have been
observed:
a. In a wet (N2 jet from a water bubbler) ambient,
significant surface ion motion occurs in one minute at
room temperature. In a dry ambient, surface ion motion
requires hours.
b. A phosphorus-rich surface is hygroscopic; consequently
surface ions are abundant, quite mobile and relatively
influential on the properties o the underlying silicon.
A pure (vapor:-plated) SiO 2 layer is comparatively free
of surface ion motion. A borosilicate surface appears to
4
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be similar to the pure vapor plated Sio 2 . These re-
sults appear to be consistent with the relative wet-
tability observed for these three types of surfaces in
etching experiments.
c. Surface ion effects appear to occur in at least
three ways. One, a conductor with a negative potential
can attract positive ions to the region near by. Two, a
surface that is conductive due to the presence of surface
ions is, in effect, an extended area of a conductor and
therefore can assume the same potential as that of the con-
ductor, i.e., nearby regions have a pile-up of charge of
the same polarity as that on the .conductor. Third, surface
ions may drift up and over a metal to a position where they
cannot influence the underlying semiconductor.
12. The structure we developed for measuring the ef-
fects of surface ions is simple and useful and, we believe,
has not been discussed in previous literature. Its value
lies in its practicality and sensitivity rather than in its
clarity of theoretical interpretation. An analysis of the
data should take the following into account:
a. Ions moving through the oxide would influence the
data,
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b. Surface ions may influence the data either by
influencing channel formation or by effecting the
surface potential and the carrier generation rate
in the depletion layer of a reverse biased junction,
c. The data is time-dependent and the time constant
can be expected to depend on the applied field
strength, on the humidity in the ambient and on
whether the insulator layer covers the edge of a
metal layer smoothly.
13. The feasibility of the test structures, the test
equipment, and the testing techniques for the intended pur-
poses has been established, in experiments involving samples
with a vapor-plated SiO 2 second layer and with control
wafers without the second layer, and involving p-type dif-
fused regions in n-type substrates, and n-type diffusions
in p-type substrates. While time did not permit a complete
series of experiments with the test structures designed and
built during this program, the following conclusions can be
drawn from the data that was collected:
a. The initial immobile and mobile (25 0C and 30000)
charge densities were very similar for both types of
substrate, and with and without the second insulator
layer;
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b. Measurements of the effects of a bake, at 3000C
for five days under either a positive or a negative
applied bias, on the charge densities in capacitors
having narrow line widths to maximize the effects of
contaminant migration beneath the metal show no signifi-
cant differences due to differences in conductivity type
or due to vapor plating.
C. Preliminary data was taken on MOS transistors.
The results should be supplemented with additional
information. A 3000C bake appears to have reduced
the gm of the P-MOST's and increased it slightly on
N MOST's. The threshold voltage on the P-MOST in-
creased from 0 to -12 volts and that of the N-MOST was
hardly changed.
d. The voltage at the onset of inversion in the MOS
capacitors has been found to be equal to the threshold
voltage of the transistors, indicating that the fast
state density is negligible;
e. Surface recombination velocities have been measured
on n on p diodes to be 10-21 cm/sec, and on p on n to
be 23-37 cm/sec;
f. The effects of surface inns are very sensitive to
the ambient moisture;
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g. It has been demonstrated that Hall measurements can
be made on the inversion layer in specially designed MOS
transistors whose dimensions are almost two orders of
magnitude smaller than those reported in the literature.
The Hall mobility was measured to be 285 cm2/V-sec on a
p on n-type structure having no vapor-plated layer;
h. Measurements taken on double diffused upn bipolar
transistors, pnp substrate-collector bipolar transistors,
and lateral pnp bipolar transistors on production micro-
circuit wafers show that vapor plating does not ser-
iously degrade the devices either initially or during
a 3000C bake for 5 days under 6 V of reverse bias on
both the emitter and collector.
The effects of the vapor plating that were observed
were similiar to the effects of the 3000C bake. It
would appear that the effect of the vapor plating is
mainly due to the heat treatments involved in forming
the vapor-plated layer.
Either the heat treatment or the vapor plating
decrease the low-current hFE of the npn bipolar tran-
sistors and increase it on pnp bipolar transistors.
This can be explained as being ".se to an increase in
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effective charge in the oxide. This increase makes
the surface potential less p -type in the base
region of the npn transistor and makes the surface
potential more n-type in the base region of the pnp
transistor. Because the surface recombination velo-
city is higher in nearly intrinsic material than in
either strongly p- or n-type regions (ref 32), both
the heat treatment and the vapor plating increase the
surface recombination velocity in the base of the npn
device and decrease it in the base region of the pnp
device. This yields the observed decrease in the hFE
in the npn transistor and the observed increase in
hFE in the pnp transistors.
Vapor plating increases the BVCEO of the substrate
collector pnp bipolar transistor and decreases the
BVCEO of the lateral pnp,
 transistor.
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RECOMMENDAT IONS
We recommend that the capability that has been demon-
strated herein be applied to a continuing effort to further
refine and improve the understanding of the mechanisms associ-
ated with the failure modes of multilevel LSI circuits. Design
rules should be established to improve the performance and to
assure the reliability of LSI circuitry. The continuing program
should include -the following:
1. The relative merits of the two most promising second
layer insulator materials - vapor-plated SiO 2 and vapor-
plated mixed SiO 2 -Al 20 3 should be determined;
2. It should be establis'ied whether the use of purer
source material makes r-f sputtered SiO2 a worthy compet-
itor of the vapor plated 5I- O 2 layers. If so, determine
its relative merits;
3. Beyond the feasibility studies, empirical data should
be generated to provide a better measure of the repro-
ducibility of the observed effects;
4. Information should be developed for optimizing the
individual techniques for evaluating the fundamental
i
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electrical properties of oxide semiconductor interfaces
so that the most meaningful, sensitive and useful data
are obtained;
5. A relative measure of the value and sensitivity of
each technique for comparing and controlling the proper-
ties of insulator layers might be established.
6. Design rules for building better performing and more
reliable multilevel LSI circuitry should be established.
7. The extent to which photolithographic processing im-
parts mobile ions to oxide layers should be more clearly
determined.
8. The effect of the spacing between two parallel con-
ductors over an oxide surface, on the degree to which
surface ions pile up should be more clearly understood.
An answer should be developed for the question of whether
a wider spacing decreases the surface ion pile-up because
the field strength along the surface is lower or does it
increase the pile-up because charges are "collected" from
a larger area.
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9. The voltage, temperature and time dependence of
surface ion effects should be studied to attain a
better understanding of surface ion behavior.
10. The effects of different surface treatments
of different surface ion behavior should be studied.
11. Possible initiation of an effort to evaluate
the significance of mobile ions at an interface
between two insulator layers.
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NEW TECHNOLOGY APPENDIX
To conform to the requirements of the New Technology
clause of Contract NAS12-544, a review meeting was held to
determine the reportable items. Personnel participating in
the review included G. L. Schnable, the Program Manager, and
E. S. Schlegel, the principal investigator on the program.
A list of reportable items is given below. The items
are innovations or improvements in the technology. No inven-
tions were made during the performance of the work under the
contract and no invention disclosures have been prepared.
Philco-Ford does not consider these items to be susceptible
to protection under United States patent laws and thus does
not consider the provisions of parts (1) and (2) under para-
graph (h) of Section III of the New Technology clause to be
applicable.	 I
No subcontracts were let under this contract.
1.	 Model of Charge Distribution (pages 5, 6;
Information was assembled from the literature and from
experiments performed during the program and was used to
prepare an improved (more comprehensive) model of the distri-
bution of electric charge in multilevel metalized metal-
insulator-semiconductor structures. This model provides a
A-1
better understanding of the effects of a second layer of
insulator material on the performance and reliability of
both bipolar and MOS microcircuitry.
2. Structure for Studying Contaminant Migration Beneath
Metal Lavers (pages 43, 67, 68)
A special MIS capacitor designed to have a large ratio
of perimeter to area has been shown to be effective for
studying the migration of charge from regions adjacent to
metalized layers to regions beneath metalized layers. This is
a simple Structure, not requiring diffusion for its construc-
tion, which permits evaluation of long term reliability
problems caused by migration of contaminants from the regions
adjacent to regions beneath metal layers.
3. Microstructures for Hall Measurement (pages 43, 45, 60-62,74-75)
The feasibility has been demonstrated of measuring Hall 1
voltages and carrier mobility in inversion layers of MIS
devices in structures nearly two orders of magnitude smaller
than previously reported. The area capable of being measured
is of the order of one mil t . The value of this capability is
that Hall measurements can be conducted on structures similar
in size to the elements in microcircuits.
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i	 4.	 Structure for Studying Surface Ion Behavior (pages 48, 49
	
i	 60, 63-65, 72-74)
A useful structure for studying the effects of surface
	
t	 ion migration on an insulator layer over silicon was demon-
	
i	 strated to provide a sensitive and practical means for
studying mechanisms which influence the reliability of
	
i	 multilevel microcircuit structures.
	
t	 5. Combination of Basic Test Structures in One Chip
	
i	 (pages 41 -49)
A mask set has been designed that provides the
	
i	 capability to build a combination of seven basic test
	
i	 structures in one 70- by 70-mil chip. This combination
of test structures would be suitable for use on standard
	
t	 production microcircuit wafers for purposes of process .
	
i	 control, for yield analysis, and for more sensitive life
	
i	 testing.
i
i
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